In this paper, we investigate the problem of buffer sizing for clock power minimization subject to general skew constraints. A novel approach based on sequential linear programming is presented. By taking the first-order Taylor's expansion of clock path delay with respect to buffer widths, the original nonlinear problem is transformed to a sequence of linear programs, which incorporate clock skew scheduling and buffer sizing to minimize clock power dissipation. For each linear program, the sensitivities of clock path delay with respect to buffer widths are efficiently updated by applying time-domain analysis to the clock network in a divide-and-conquer fashion. Our approach can take process variations and power supply noise into account. We demonstrate experimentally that the proposed technique is not only capable of effectively reducing clock power consumption, but also able to provide more accurate delay and skew results compared to the traditional approach.
INTRODUCTION
In a synchronous digital design, the most common strategy for clock distribution is to insert a large number of buffers along the paths from clock source to sinks, forming a buffered tree structure. Carrying large loads and switching at the highest frequency, clock is one of the major sources of power dissipation in a digital integrated circuit. Reducing clock power dissipation is an effective technique for lowpower designs. The clock skew, defined as the maximum difference between the arrival times of the signals at all the clock sinks, significantly impacts the performance of the system. Clock power and skew optimization have become the dominant objectives in clock design.
Traditional works in clock network design achieve zero or bounded skew, by adjusting either the wire lengths ( [12] , [2] ) or the wire/buffer widths ( [17] ). Some other works focus on clock skew scheduling, which determines the intensional skews for clock sinks to improve the system performance or reliability. Existing clock skew scheduling techniques ( [4] , [10] , [13] ) generate a clock schedule without considering its impact on the layout of clock network, thus the resulting clock network based on the pre-defined skew may not achieve an optimal solution in terms of area or power. Recently, the UST-BP algorithm in [16] and the UST/DME algorithm in [11] have incorporated simultaneous skew scheduling and clock routing. The authors consider the routing problem of useful skew tree (UST) under general clock skew constraints. However, clock buffers are not considered in their formulations.
The majority of the existing methods of clock design are based on analytical delay models, such as Elmore delay [3] for interconnects, and simple RC model [14] for buffers. As the process technology scales down, many physical effects previously considered to be second-order, now are becoming prominent. Those effects may not be accurately captured by the analytical delay models. It is worth noting that the accuracy required to calculate delay differences is much greater than the accuracy required to calculate the absolute delay values [5] . Hence clock skew optimization that depends only on analytical delay models may not be sufficiently accurate in skew control.
Clock buffer sizing is an effective technique for skew control and power minimization. The problem of low-power clock buffer sizing for the bounded-skew constraint has been studied in [15] . In practice, general skew constraints introduce substantive flexibility in optimizing clock performance and power dissipation. In this paper, we consider the problem of buffer sizing for clock power minimization subject to general skew constraints. We propose a novel approach based on sequential linear programming (SLP). We transform the constrained nonlinear programming problem into a sequence of linear programs, by taking the first order Tay-
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lor's expansion of clock path delay with respect to buffer widths. Instead of relying on any analytical delay model, our technique applies time-domain analysis to the clock network to compute the sensitivities of clock path delay with respect to buffer widths. This calculation is efficient because we adopt a divide-and-conquer algorithm, which has a linear complexity with respect to the number of clock buffers. Our technique incorporates clock skew scheduling and buffer sizing, such that the resulting skew schedule is not only feasible, but is also optimal for clock power minimization. We compute accurate skew and delay because our technique applies time-domain analysis. We can also take into account the impact of process variations and power supply noise.
The rest of the paper is organized as follows. Section 2 describes the problem formulation. In section 3 we discuss the sequential linear programming approach. The sensitivity calculation algorithm is presented in section 4. In section 5 we show how to extend our technique to consider the impact of power supply noise. We give experimental results in section 6, and conclude the paper in section 7.
PROBLEM FORMULATION
To facilitate our discussion, we introduce the following notations. Let T be the given initial buffered clock tree with M clock sinks and K clock buffers. For each clock buffer b k (k = 1, . . . , K), w k is its width and w Consider a synchronous circuit with positive edge-triggered flip-flops in a single-phase clocking scheme. Let F F i and F F j be two sequentially adjacent flip-flops, with F F i feeding data to F Fj. We use ti and tj to denote the signal arrival time at the clock pins of F F i and F F j respectively. To ensure correct logic operations, we must bound the skew between F F i and F F j from above and below by the following local skew constraints: 
} to represent the set of skew constraints for all sequentially adjacent clock sinks, which must be satisfied by any clock skew schedule.
The problem of buffer sizing for clock power minimization subject to general skew constraints is formulated as follows. Given an initial buffered clock tree T and a set of skew constraints SC, decide the buffer widths such that the total clock power dissipation is minimized:
subject to skew, buffer width and delay constraints. φ k is the constant decided by technology. We discuss the constraints below. 1) General skew constraints: for a pair of sequentially adjacent clock sink si and sj
To consider process variation, we assume some uncertainty in the clock delays. There are two constants, 0 < α ≤ 1 ≤ β, having the property that if the nominal clock delay is d j , the actual clock delay d j must always fall in the interval [αdj, βdj] . For mature process technology, the values of α and β can be estimated from previous statistical data. Therefore, considering process variation, the skew constraint Eqn. (4) is replaced by:
2) Buffer width bounds constraints:
3) Maximal delay constraint:
where D max is the maximal delay specified by the designer. The above formulation and the proposed technique can also be extended to handle the skew minimization and boundedskew optimization problem. Specifically, the general skew constraints are replaced by
where d f is the least delay, and d s is the largest delay among all d j s. For skew minimization, the cost function is the weighted sum of ds − d f and the buffer area. For boundedskew optimization, the skew bound constraint is added:
When two sequentially adjacent clock sinks are driven by the same clock buffer, buffer sizing cannot adjust the skew between them. This situation can be handled by adjusting wire lengths or widths. Therefore, for simplicity, we do not consider that case in this work. Although in this paper we deal only with buffer sizing, our technique can be easily extended to handle wire sizing as well.
In this paper, we consider only the tree topology clock network. Instead of using analytical delay models, we assume the SPICE [7] model for clock buffers. A wire is modeled as a lumped π-type circuit. We do not preclude using more advanced interconnect models such as the distributed RLC model.
SEQUENTIAL LINEAR PROGRAMMING APPROACH
We need to determine the clock path delay as functions of buffer widths, i.e.:
The formula must be computationally simple and provide relatively high accuracy. In general, d j is a nonlinear function with respect to all w k s. Traditionally, clock skew scheduling is formulated as a linear programming problem. Therefore, to incorporate skew scheduling with buffer sizing, a linear expression is preferred. When we change a buffer size by a small amount ∆w k , the corresponding change of clock sink delay dj is linear with respect to ∆w k . We take the first-order Taylor's expansion of Eqn. (11) 
where
If we use Eqn. (12) to approximate d j , all the constraints in the previous problem formulation become linear. We can transform the original nonlinear problem to a linear programming problem if the changes of variables are limited to a small range, i.e., the buffer width bounds constraints in Eqn. (7) are replaced by the following constraints:
The above linear formulation incorporates skew scheduling and buffer sizing. The solution resulting from the linear programming problem is used as the intermediate solution of the original nonlinear problem. To reduce further the objective function, after updating the buffer and wire widths according to the linear problem solution, we can form a new linear programming problem by updating the linear coefficients, i.e.
, at the new nominal values. In this way, a sequence of linear programs is formed. The clock skew schedule is gradually refined such that the clock power dissipation is reduced.
For each linear program we must carefully choose the ∆w k -that is, the ranges in which buffer widths are allowed to change. If this range is too large, the linear approximation may not be sufficient, and the result of the linear program may not reduce the objective function of the original nonlinear problem. On the other hand, if these ranges are too small, the reduction of the objective function may be very small; thus the sequence of linear programs may converge very slowly. Our experiments show that it is possible to choose such a range that the sequence of linear programs can converge in several iterations and still maintain a linearity.
The general method of the sequential linear programming method is also known as the Kelly's cutting plane method and Stewart and Griffith's Method of Approximate Programming. This method is shown to converge in finite steps [1] . Even though the idea of sequential linear programming (SLP) is considered unattractive by theoreticians due to its poor converging property for general nonlinear optimization problems, the concept has proved to be quite powerful and efficient for practical engineering problems. Our experimental results suggest that our clock buffer sizing problem is one case for which SLP is effective.
SENSITIVITY CALCULATION
For each linear program, it is essential to compute ∂d j ∂w k , i.e., the sensitivity of clock path delay with respect to buffer width. When analytical models are used, delay sensitivities can be determined using symbolic differentiation. However, their limited accuracy becomes a serious problem for the skew optimization. Delay sensitivity calculation based on time-domain analysis overcomes many of the above limitations. Not only can it provide accurate results, but it can also handle the impact of power supply variations. However, the size of clock trees can be very large in modern VLSI chips. Using time-domain simulator iteratively on a large clock tree is computationally expensive. To overcome this difficulty, we propose a divide-and-conquer approach, which efficiently applies time-domain analysis to calculate ∂d j ∂w k .
Formulas
We consider a pair composed of a buffer b k and a sink sj. There are three possible cases:
2) sj ∈ F C(p(b k )) and sj ∈ F C(b k ) In this case, s j is in the fan-out cone of b k . The delay from the clock tree root to the s j can be decomposed into three parts via b k 's parent and child buffers. This is illustrated in Figure 1 . ,j) , s j ) Then we apply the chain rule of derivative:
Therefore when sj ∈ F C(b k ),
can be expressed as:
In this case, the s j is not in the fan-out cone of b k , but it is in the fan-out cone of another child buffer of
Clock Tree Root can also be decomposed into three parts as illustrated in Figure 2 :
Similar to the second case, we have:
Therefore when
can be expressed as follows:
The Two-pass Procedure
Based on Eqn. (14), Eqn. (16), and Eqn.(18), we design our sensitivity calculation algorithm as a two-pass procedure.
Pass One
In the first pass, we traverse all the clock buffers from the bottom. For each buffer b k , we compute
, i.e., the sensitivity of delay from b k 's input node to every s j ∈ F C(b k ), with respect to the slew rate of clock signal at b k 's input node. A sub-tree ST k for b k is defined as shown in Figure 3 . The root of ST k is b k 's input node, the leaf of ST k is either a clock sink or the output node of a child buffer in
Clock Tree Root In Figure 3 , we observe that d s (b k , s j ) can be decomposed into two parts:
The change of slew(b k ) affects slew(b (k,j) ), which in turn affects d s (b (k,j) , sj). Then we apply the chain rule of derivative and get:
After some manipulations:
In Eqn. (21),
has been computed previously
can be computed by applying time-domain analysis to the sub-tree ST k . Specifically, we apply a clock signal at the input node of b k and simulate ST k twice, first for the nominal value of slew(b k ), and the second time for the value of slew(b k ) with a small increment ∆slew(b k ). We are using the direct method to calculate sensitivity, and the adjoint network method would work just as well.
Pass Two
In the second pass, we traverse all the clock buffers again, but the order here is not important. For every b k and every sj ∈ F C(p(b k )), we compute 
can be computed by applying time-domain analysis to the sub-tree ST k . In addition, the values of
have already been obtained in the first pass. In this way,
is finally computed. The above sensitivity calculation algorithm has a linear complexity with respect to the number of clock buffers. In the two-pass procedure, we visit each clock buffer twice. For each visit, we perform time-domain analysis for the sub-tree locally defined around this buffer. Because the scales of all these sub-trees are the same, no matter how large the whole clock tree might be, the complexity of simulating a sub-tree can be considered constant. Therefore, the complexity of computing delay sensitivities with respect to buffer sizes is O(K).
POWER SUPPLY VARIATION
Power supply variation (noise) is one of the main causes of the clock skew. The existing clock network design techniques don't consider power supply noise. They are usually applied at the early design stages, when it is difficult to estimate the power supply variation. However, at the later design stages, when the placement of logic blocks, global routing, and presynthesis of clock tree have been finished, the power supply variations can be estimated by simulating the full chip. At this point, we are in a position to address the impact of power supply variation on clock timing.
We assume that in addition to the clock tree, we are also given the power supply network. The power grid is modeled as a linear, passive, time-invariant network, consisting of resistive, capacitive and inductive elements. Power sources are modeled as ideal voltage sources. The switching currents drawn by combinational logic blocks are modeled as timevarying piece-wise-linear waveforms obtained using off-line simulation and waveform compression techniques [8] .
A common technique applied in the analysis of on-chip power networks is to separate the linear and non-linear components of the problem and analyze them individually. The clock skew verification methodology [9] proposed by Saleh, et al. falls into this category of techniques and therefore requires an iterative analysis of each network individually. We apply the same idea when we consider the impact of power supply noise in our optimization problem. We first assume there is no power supply voltage variation in the clock tree and we simulate the initial clock tree to obtain the switching current waveforms drawn from the power supply network. Then the switching current information and the current waveforms of logic blocks are fed into a power network analysis tool to obtain the power supply voltage waveforms at the Vdd pin of every clock buffer. With the updated power supply voltage waveforms, we use the proposed technique to size the clock buffers. Specifically, when we calculate sensitivities using time-domain analysis, instead of assuming an ideal power supply, a voltage source with the updated time-varying waveform is attached to the Vdd pin of the corresponding clock buffer. After sizing, clock tree simulation is carried out again to update switching current waveforms, which again will be fed into the power network analysis tool to update voltage waveforms, and so on. This iterative process will end when the simulations converge.
EXPERIMENTAL RESULTS
We have developed our prototype tool based on the proposed technique. Experiments are carried out for five test cases on a P4 2.4GHz PC running Linux. The linear programs are solved using the IBM optimization package [6] . The time-domain analysis is performed using Hspice. The test circuits have been implemented in 0.18µm technology, and the clock period is 5ns.
We first compare our useful-skew buffer sizing (USBS) approach against the previous bounded-skew buffer sizing (BSBS) technique in [15] , which uses Elmore delay and simple RC buffer models. To construct the initial buffered clock trees, we first generate and embed the tree topology using the DME algorithm [2] , then we follow the buffer insertion scheme described in [15] to insert the clock buffers. The results are summarized in Table 1 . Columns 1 through 4 give the circuit name, the number of clock sinks, the number of clock buffers, and the number of general skew constraints. Column 5 lists the maximum global skew bound for the BSBS such that all general skew constraints are satisfied if this global skew bound is met by the BSBS. Column 6, 7, and 8 give the results for the BSBS obtained from simulating the clock tree using Hspice and show the actual maximal delay, actual maximal skew and the number of skew constraints violated. The power dissipations for the BSBS are normalized to 1. Columns 9 through 12 show the clock power dissipation, actual maximal delay, number of SLP iteration and CPU time, for the proposed USBS technique. From Table 1 , we make the following observations:
1) The USBS technique can effectively reduce the clock power dissipation on average by 22.2% compared to the previous BSBS approach. This is because our technique combines clock skew scheduling and buffer sizing into a linear formulation, which allows us to explore the flexibility of general skew constraints compared to bounded skew constraints.
2) The actual maximal skews of the clock trees resulting from the BSBS method all exceed the given skew bounds and there are many skew constraints violations. This is because the previous BSBS technique is based on the analytical delay model with limited accuracy. On the other hand, there are no skew constraint violations with the clock trees produced by our USBS technique, because the USBS technique applies efficient time-domain analysis and provides very accurate delay and skew values.
3) The SLP-based technique converges very quickly, usually in fewer than 6 iterations. Figure 5 shows the average CPU times per iteration with respect to clock buffer numbers, which suggests a good scalability of our technique. Table 2 . Columns 3 and 4 show the actual maximal delay and skew without power supply noise before optimization. Columns 5 and 6 show the actual maximal delay and skew with power supply noise before optimization. The optimization results determined by the divide-and-conquer approach are shown in columns 7 to 9. The maximal voltage drop is about 5% of power supply voltage. From Table 2 , we can see that the inaccuracy of the Elmore delay model and the presence of power supply noise may cause large skews, as we observed in simulation. The proposed technique can efficiently reduce clock skew, with insignificant area overhead.
CONCLUSIONS
In this paper, we have formulated the problem of buffer sizing for clock power minimization subject to general skew constraints, and presented a novel SLP-based approach. We have shown that by incorporating clock skew scheduling and buffer sizing, we can effectively reduce the clock power dissipation. Our technique is also capable of taking practical design issues such as process variations and power supply noise into account, and providing very accurate delay and skew results.
